


The internal architecture developed by the synthesiser when using a plan B VHDL description of the truth table

output code of in binary

The entity



Each cell has an internal count using logic gates