






EXAM_1

Problem 1




e) Gate-level simulation


9 inputs
 $2^9 = 512$ combinations
 If Min. Pulse = 73.5ns
 \Rightarrow Complete test running time = 6.92us

Prob 2


$T = f(D, D_0, A, B) = \sum m(1, 3, 6, 8, 10, 14)$



This is another planB as a flowchart and subtruth tables




b) MoD $T = f(D, D_0, A, B) = \sum m(0, 2, 4, 5, 7, 9, 11, 12, 13, 15)$



$$T = f(D_1, D_0, A, B) = \text{TTM}(1, 3, 6, 8, 10, 14)$$

c) MoM using a MUX-8

write the truth table and
subdivide it into 8 sections



Schematiz
Plan C2


| | D ₁ | D ₀ | A | B | T | |
|-----|----------------|----------------|---|---|---|--------|
| ch0 | 0 | 0 | 0 | 0 | 1 | → NOT |
| ch0 | 0 | 0 | 0 | 1 | 0 | |
| ch1 | 0 | 0 | 1 | 0 | 1 | NOT |
| ch1 | 0 | 0 | 1 | 1 | 0 | |
| ch2 | 0 | 1 | 0 | 0 | 1 | → '1' |
| ch2 | 0 | 1 | 0 | 1 | 0 | |
| ch3 | 0 | 1 | 1 | 0 | 0 | Buffer |
| ch3 | 0 | 1 | 1 | 1 | 1 | |
| ch4 | 1 | 0 | 0 | 0 | 0 | Buffer |
| ch4 | 1 | 0 | 0 | 1 | 1 | |
| ch5 | 1 | 0 | 1 | 0 | 0 | Buffer |
| ch5 | 1 | 0 | 1 | 1 | 1 | |
| ch6 | 1 | 1 | 0 | 0 | 1 | → '1' |
| ch6 | 1 | 1 | 0 | 1 | 0 | |
| ch7 | 1 | 1 | 1 | 0 | 0 | Buffer |
| ch7 | 1 | 1 | 1 | 1 | 1 | |

Select inputs

Prob 2

$$T = f(D, D_0, A, B) = \text{TTM}(1, 3, 6, 8, 10, 14)$$


d) MUX-16 using plan C2



2 VHDL files
(if MUX-4 is
Plan A or
Plan B)


All the
project:
3 VHDL
files
+ testbench
for simulation

MUX-4.vhd
MUX-16.vhd
Circuit_T.vhd
Circuit_T.tb.vhd } 2 files
Hierarchical architecture
plan C2



Problem 3

a) Circuit's equation
 $R = g(A, B, C)$




$$R = ((B \cdot C)' \cdot A)' + B \cdot C' \cdot (A \cdot C)'$$

b) Simplify


$$\begin{aligned} (A \cdot C)' &= A + C \\ (B \cdot C)' &= B' + C' \\ [(B' + C)' + A' + BC'] \cdot (A + C) &= (A + C) \cdot (A' + C) \\ (BC + A' + BC') \cdot C &= (BC + A' + BC') \cdot C \\ (B(C + C') + A') \cdot C &= (B \cdot 1 + A') \cdot C \\ R &= BC + A'C \end{aligned}$$

d) Timing diagram



c) $R = BC + A'C = ABC + A'BC + A'BC' + A'B'C$
 $m_7 + m_3 + m_3 + m_2$
 Truth table $\Rightarrow R = \sum m(1, 3, 7)$

Problem 4






$A = "0101"$ $B = "1010"$
 $A = "1111"$ $B = "1001"$
 $A = "1000"$ $B = "1000"$



| OP | A | B | R | S | OV | Z |
|--------|------|------|-------------|---|----|---|
| + 00 | (+5) | (-6) | (-1) → 0001 | 1 | 0 | 0 |
| - 01 | (+5) | (-6) | 1111 | X | 1 | X |
| AND 10 | 0101 | 1010 | 0000 | X | X | 1 |
| XOR 11 | 0101 | 1010 | 1111 | X | X | 0 |
| <hr/> | | | | | | |
| + 00 | (-1) | (-7) | (-8) → 1111 | 1 | 0 | 0 |
| - 01 | (-1) | (-7) | 1001 | X | 1 | X |
| AND 10 | 1111 | 1001 | 1001 | X | X | 0 |
| XOR 11 | 1111 | 1001 | 0110 | X | X | 0 |
| <hr/> | | | | | | |
| + 00 | (-8) | (-8) | X → 0000 | X | 1 | X |
| - 01 | (-8) | (-8) | (0) 0000 | 0 | 0 | 1 |
| AND 10 | 1000 | 1000 | 1000 | X | X | 0 |
| XOR 11 | 1000 | 1000 | 0000 | X | X | 1 |





2C integers for arithmetics




Truth table
 $2^4 \cdot 2^4 \cdot 2^2 = 1024$
 combinations

data range from $-8 \leq A, B, R \leq +7$

$Z \rightarrow$ zero flag ('1' when $R = "0000"$ for arithmetic and logic operations)
 $S \rightarrow$ sign bit for arithmetics
 $S = '1'$ when negative




b) ALU-4bit architecture example



Can be combined in a single
Int_Add_Subt_4bit
using $\begin{cases} A+B \\ A+(-B)=A+2C(B) \end{cases}$

- ALU_4bit.vhd
- Quad_MUX_4.vhd
- 4_MUX_4.vhd
- Adder_4bit.vhd
- Adder_1bit.vhd
- Subtractor_1bit.vhd

c) Combining Int_Add_Subt_4bit



| x | y | z = (x+y)(x'+y') |
|---|---|------------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

$$z = ((x+y)(x'+y'))'$$

$$((x+y)' + (x'+y')')$$

only 3 NOR of 2 inputs