

**Exam 1. Solve 4 of the 5 problems in separate sheets of paper**

**October 31st, 2019**

**Problem 1.**

**2.5p**

- Obtain the logic expression of the function  $F = g(C, B, A)$  of the circuit in Fig. 1.
- Simplify the function to obtain a PoS or SoP.
- Express the logic function with only NOR.
- Obtain the truth table of  $F = g(C, B, A)$  and the corresponding equation as a product of maxterms.




Fig. 1  
Combinational circuit based on logic gates.

**Problem 2.**

**2.5p**

The Fig. 2 shows a timing diagram for a functional simulation of the *Selectable\_comp\_8bit* comparator when  $N = '0'$ , and so, the data is unsigned in radix 2.





Fig. 2  
Timing diagram for the circuit represented below:



- How long is the circuit's truth table? Write some values of the truth table for the input stimulus in Fig. 2 and other radix-2 (when  $N = '0'$ ) and integer numbers (when  $N = '1'$ ).
- Represent a similar timing diagram deducing the new outputs supposing that now  $N = '1'$  and the same  $A$  and  $B$  input combinations in '0' and '1' represents data in integers (signed decimal in two's complement).
- Propose a plan C2 hierarchical internal design of the circuit in Fig. 2 based on simpler chips of the same kind. How many VHDL files will contain this project?
- Explain how does the *Comp\_1bit* works (symbol and truth table) and how many maxterms have their outputs LT and EQ. Why the truth table of this circuit is incomplete?

**Problem 3.**

**2.5p**

Deduce the output  $Y = f(A, B, C)$  timing diagram of the circuit in Fig. 3 when the input stimulus is applied. If *Min\_Pulse* is  $1.75 \mu s$ , how long does it take to run all the simulation of the stimulus represented?





Fig. 3  
Combinational circuit and testbench stimulus.

**Problem 4.**

2.5p

The Fig. 4 shows the internal structure (a technology view) of the MC14560 classic chip.






Fig. 4 Symbol, structure and electrical characteristics of a MC14560 chip in CMOS technology.



Characteristic	Symbol	V <sub>DD</sub>	Max	Unit
Propagation Delay Time A or B to S	t <sub>PLH</sub> , t <sub>PHL</sub>	5.0	2100	ns

V <sub>DD</sub>	5.0 V	25°C	Symbol	Min	Typ #	Max
Output Voltage	"0" Level	V <sub>OL</sub>	—	0 V	0.05 V	
	"1" Level	V <sub>OH</sub>	4.95 V	5.0 V	—	
Input Voltage	"0" Level	V <sub>IL</sub>	—	2.25 V	1.5 V	
	"1" Level	V <sub>IH</sub>	3.5 V	2.75 V	—	



- Calculate the chip's power consumption if each gate drains 1 μA and is powered at 5.0 V. Calculate the limiting resistor for connecting LED (V<sub>AK</sub> = 1.65 V, I<sub>LED</sub> = 7 mA) at the chip active-high outputs.
- Deduce the number of gate levels of each output function of the chip. Which is the longest propagation path?
- Deduce the propagation time of a single gate in this CMOS technology. Which is the maximum speed of operation?
- Which VHDL simulation allows us to measure propagation time delays in a given signal transition?
- Which is the logic function of the cell  $F = g(A, B)$  represented in Fig. 4b that is used repeatedly in this design?

**Problem 5.**

2.5p

The equation in Fig. 5 represents a truth table which is going to be solved in VHDL using the plan B (behavioural) and the plan C2 (hierarchical based on components).

$$y = f(x_3, x_2, x_1, x_0) = \prod_{i \in \{0,1,3,6,8,9,10,13,14\}} M_i$$

Fig. 5 Truth table of a 4-input combinational circuit.

- Solve the function using a plan B, a behavioural approach. Represent a schematic or flowchart and explain how to translate it into VHDL.
- Solve the function  $Y$  using the method of decoders (MoD).
- Solve the function  $Y$  using the method of multiplexers (MoM) and a MUX\_4.
- Invent a MUX\_16 using components of the same kind (MUX\_4 and MUX\_2) and logic gates if necessary.
- Solve the function  $Y$  using the method of multiplexers (MoM) and the MUX\_16. How many VHDL files will contain this project?