


## Problem 2 (option A)

$$a) Y = ab + c' + acd$$

$$Y = (ab + c' + acd)''$$

$$Y = [(ab)' \cdot c'' \cdot (acd)']'$$




We transform a 3-input Nand gate into 2-input Nand gates.

$$\begin{array}{c} a \\ b \\ c \end{array} \rightarrow Z = (abc)' = ((ab)'' \cdot c)'$$

$$\begin{array}{c} a \\ b \\ c \end{array} \rightarrow Z = \begin{array}{c} a \\ b \\ c \end{array} \rightarrow Z = \begin{array}{c} a \\ b \\ c \end{array} \rightarrow Z$$

Finally:



b)

$$Y = ab + c' + acd$$

$$ab = ab(c+c') = abc + abc'$$

$$ab = abc(d+d') + abc'(d+d') =$$

$$\underline{abc'dt + abc'd' + abc'dt + abc'd'} \quad m_{1100} \quad m_{1101} \quad m_{1100} \quad m_{1100}$$

$$c' = c'(a+a') = c'a + c'a' = ac' + a'c'$$

$$ac' = ac'(b+b') = abc' + ab'c'$$

$$ac' = abc'(d+d') + ab'c'(d+d') =$$

$$\underline{abc'dt + abc'd' + abc'dt + abc'd'} \quad m_{1100} \quad m_{1101} \quad m_{1100} \quad m_{1100}$$

$$a'c' = a'c'(b+b') = a'b'c' + a'b''c'$$

$$a'c' = a'b'c'(d+d') + a'b'c'(d+d') =$$

$$\underline{a'b'c'dt + a'b'c'd' + a'b'c'dt + a'b'c'd'} \quad m_{1000} \quad m_{1001} \quad m_{1000} \quad m_{1000}$$

$$c' = \cancel{abcd} + \cancel{ab'cd'} + ab'c'dt + ab'c'd' + \\ + a'b'c'dt + a'b'c'd' + a'b'c'dt + a'b'c'd' \quad m_{1001} \quad m_{1100} \quad m_{1000} \quad m_{0000}$$

$$acd = acd(b+b') = \underline{abc'dt + ab'cd} \quad m_{1011}$$

$$Y = m_{111} + m_{110} + m_{111} + m_{112} + m_{111} + m_{011} + m_{010} + m_{001} + m_{000}$$

$$Y = \sum m (0, 2, 4, 5, 8, 9, 11, 12, 13, 14, 15)$$


$$Y = \prod_4 M (2, 3, 6, 7, 10)$$

$$Y = (a+b+c+d)(a+b+c'+d')(a+b'+c+d)(a+b'+c'+d')(a'+b+c+d)$$

Truth table:

a	b	c	d	y
0	0	0	0	1
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

c) With a decoder 4-16 we implement  
the minterms of the logic function.




DEC-4-16

d)

	a	b	c	d	y
ch <sub>0</sub>	0	0	0	0	1
	0	0	0	1	1
	0	0	1	0	0
	0	0	1	1	0
ch <sub>1</sub>	0	1	0	0	1
	0	1	0	1	1
	0	1	1	0	0
	0	1	1	1	0
ch <sub>2</sub>	1	0	0	0	1
	1	0	0	1	1
	1	0	1	0	0
	1	0	1	1	1
ch <sub>3</sub>	1	1	0	0	1
	1	1	0	1	1
	1	1	1	0	1
	1	1	1	1	1


12'



## Problem 2

- a) It is a hierarchical design because the circuit contains several components.  
The project contains 3 VHDL files: The top (MUX-8), and MUX-4 and Mux-2.

- b) The symbol of the top entity corresponds to a MUX-8.



c) The truth table of the top entity is:


E-L	$S_2$	$S_1$	$S_0$	$ch_7$	$ch_6$	$ch_5$	$ch_4$	$ch_3$	$ch_2$	$ch_1$	$ch_0$	$Y$
1	-	-	-	-	-	-	-	-	-	-	0	0
0	0	0	0	-	-	-	-	-	-	-	1	1
0	0	0	0	-	-	-	-	-	-	0	-	0
0	0	0	1	-	-	-	-	-	-	1	-	1
0	0	0	1	-	-	-	-	-	-	0	-	0
0	0	1	0	-	-	-	-	-	-	1	-	1
0	0	1	0	-	-	-	-	-	-	0	-	0
0	0	1	1	-	-	-	-	-	-	1	-	1
0	0	1	1	-	-	-	-	-	-	0	-	0
0	1	0	0	-	-	-	-	-	-	1	-	0
0	1	0	0	-	-	-	-	-	-	0	-	1
0	1	0	1	-	-	-	-	-	-	1	-	0
0	1	0	1	-	-	-	-	-	-	0	-	1
0	1	1	0	-	0	-	-	-	-	-	-	0
0	1	1	0	-	1	-	-	-	-	-	-	0
0	1	1	1	0	-	-	-	-	-	-	-	1
0	1	1	1	1	-	-	-	-	-	-	-	2

$$\text{Number of Minterms} = 8 \cdot 2^7 = 2048 \text{ Minterms.}$$

$$\text{Number of Maxterms} = 2^{11} + 8 \cdot 2^7 = 3072 \text{ maxterms.}$$


d)

$$Y = E-L' S_2' S_1' S_0' \text{cho} + E-L' S_2' S_1' S_0 \text{ch}_2 + E-L' S_2' S_1' S_0' \text{ch}_2 +$$
$$+ E-L' S_2' S_1' S_0 \text{ch}_3 + E-L' S_2' S_1' S_0' \text{ch}_4 + E-L' S_2' S_1' S_0' \text{ch}_5 +$$
$$+ E-L' S_2' S_1' S_0' \text{ch}_6 + E-L' S_2' S_1' S_0' \text{ch}_7 -$$



### Problem 3

a)



A	B	N	GT	EQ	LT
10	6	0	L	0	0
6	14	0	0	0	L
222	222	0	0	L	0
10	231	0	0	0	L
231	14	0	L	0	0
150	150	0	0	L	0

unsigned decimal

$$10 \rightarrow (00001010)_2$$

$$14 \rightarrow (00001110)_2$$

$$6 \rightarrow (00000110)_2$$

$$222 \rightarrow (11011110)_2$$

$$231 \rightarrow (11100111)_2$$

$$150 \rightarrow (10010110)_2$$

signed decimal

b)

+10	+6	1	1	0	0
+6	+14	1	0	0	1
-34	-34	1	0	1	0
+10	-25	1	1	0	0
-25	+14	1	0	0	1
-106	-106	1	0	1	0


$$\begin{aligned}
 +10 &\leftrightarrow \boxed{0} 0001010 \\
 +14 &\leftrightarrow \boxed{0} 0001110 \\
 +6 &\leftrightarrow \boxed{0} 0000110 \\
 -34 &\leftrightarrow \boxed{1} 1011110 \\
 -25 &\leftrightarrow \boxed{1} 1100111 \\
 -106 &\leftrightarrow \boxed{1} 0010110
 \end{aligned}$$

etc.



→ The idea is that with a  $N=8$  it is only possible to represent signed integers in 2C from  $-128 \leq A, B \leq +127$  and unsigned integers from  $0 \leq A, B \leq 255$

$$\begin{array}{r}
 \boxed{0} 1101001 \\
 +1 \\
 \hline
 \boxed{0} 1101010
 \end{array}$$



+106      -106



This circuit may be designed using the plan C2 because it is too large and having it on smaller chips is simpler than other ways (at this introductory level)



d)



gate equations      truth table or algorithm      using components

- Canonical (maxterms/minterms)
- SoP / PoS (using 'minilog')
- any kind of equation

A	B	Gi	Ei	Li	GT	EQ	LT
1	0	-	-	-	1	0	0
0	1	-	-	-	0	0	1
1	1	1	0	0	1	0	0
1	1	0	1	0	0	1	0
1	1	0	0	1	0	0	1
0	0	1	0	0	1	0	0
0	0	0	1	0	0	1	0
0	0	0	0	1	0	0	1

$2^5 \rightarrow 32$  different combinations

(Some of them don't care, like  $\emptyset\emptyset 110$ ,  $\emptyset\emptyset 101$ ,  $\emptyset\emptyset 011$ , ...)

Thus, if **Plan A** has to be used, and canonical equations based on **maxterms**, we have to find how many maxterms GT, EQ and LT have.

		GT
$\emptyset 1$	$\times \times$	$\emptyset$
$1 1$	$\emptyset 1 0$	$\emptyset$
$1 1$	$\emptyset \emptyset 1$	$\emptyset$
$\emptyset \emptyset$	$\emptyset 1 0$	$\emptyset$
$\emptyset \emptyset$	$\emptyset \emptyset 1$	$\emptyset$

$\rightarrow M_8, M_9, M_{10}, M_{11}, M_{12}, M_{13}, M_{14}, M_{15}$

$\rightarrow M_{26}$

$\rightarrow M_{25}$

$\rightarrow M_2$


$\rightarrow M_1$

$\Rightarrow 12$  maxterms

(assuming that other terms don't care are considered '1', like  $\emptyset\emptyset 110$ ,  $\emptyset\emptyset 101$ ,  $\emptyset\emptyset 011$ , ...)

$\emptyset\emptyset 110$   
 $\emptyset\emptyset 101$   
 $\emptyset\emptyset 011$   
 $\vdots$   
 $)$

### Problem 4



$A, B, R \Rightarrow$  signed integers in 2C

$$-12^8 \leq A, B, R \leq +12^7$$

$$A = \boxed{0}1\emptyset 1\emptyset 1\emptyset 1$$

$$B = \emptyset 111\emptyset\emptyset 11$$

$OP = \emptyset \rightarrow$  add

$$\begin{array}{r} 85 \\ + 115 \\ \hline 200 \end{array}$$

out of range

$$R = \boxed{1}1\emptyset\emptyset 1\emptyset\emptyset\emptyset$$

$\rightarrow$  overflow  $OV = 1$  out of range

$$\rightarrow Z = \emptyset$$

$$\rightarrow S = 1$$

a)

$$A + B$$

b)

$$\begin{array}{r} \boxed{0}1\emptyset 1\emptyset 1\emptyset 1 \\ - \boxed{0}111\emptyset\emptyset 11 \\ \hline \end{array}$$

$OP = 1$  subtract

$$\begin{array}{r} 85 \\ - 115 \\ \hline - 30 \end{array}$$

$$R = A - B = A + 2C(B)$$

$$\begin{array}{r} \boxed{1}\emptyset\emptyset\emptyset 11\emptyset\emptyset \\ + 1 \\ \hline \boxed{1}0001101 \end{array}$$

$$R = \begin{array}{r} \boxed{0}1\emptyset 1\emptyset 1\emptyset 1 \\ + \boxed{1}\emptyset\emptyset\emptyset 111\emptyset 1 \\ \hline \boxed{1}1\emptyset 0\emptyset 010 \end{array} \rightarrow$$

$$\begin{array}{r} \emptyset\emptyset\emptyset 111\emptyset 1 \\ + 1 \\ \hline \emptyset\emptyset 011110 \end{array} \rightarrow +30$$



$$\left. \begin{array}{l} OV = \emptyset \\ Z = \emptyset \\ S = 1 \end{array} \right\}$$

$$+ \begin{array}{r} \boxed{1}0101111 \\ - \boxed{0}11111\emptyset\emptyset \\ \hline \boxed{0}0101011 \end{array} \rightarrow +43$$

$$\begin{array}{r} -81 \\ + 124 \\ \hline + 43 \end{array}$$

$$R = \begin{array}{r} \boxed{0}101\emptyset\emptyset\emptyset\emptyset \\ + 1 \\ \hline \boxed{0}1010001 \end{array} \rightarrow$$

$$\left. \begin{array}{l} OV = \emptyset \\ Z = \emptyset \\ S = \emptyset \end{array} \right\}$$



internal structure of the Adder-8bit  
based on ripple carry

c) overflow is detected when  $C_7 \neq C_8$  which is a function XOR  $OV = \underline{C_7 \oplus C_8}$

d) From the timing diagram :  $t_p = 475878, 963 \text{ ns} - 475869, 983 \text{ ns}$

$$f_{\max} < \frac{1}{t_p} = \underline{111,36 \text{ MHz}}$$

$t_p = 8,98 \text{ ns}$   
millions of operations per second

} Number of gate levels approximately Adder-1bit  $\rightarrow 3$   
which affect the propagation Adder-8bit  $\rightarrow 3 \times 8 \rightarrow 24$   
delay Adder-subtractor-8bit

assuming a worst-case scenario from OP to OV  $\rightarrow 1 + 24 + 1 \rightarrow 26$

$$t_{d_{\text{gate}}} \approx \frac{8.98 \text{ ns}}{26} \approx \underline{0.34 \text{ ns}}$$