

Problem 1

$$a) \quad Y = \prod_4 M(8, 12)$$

$$W = \sum_4 m(1, 2, 5, 6, 14, 15)$$

$$W(D, C, B, A) = D'CBA + D'CB'A + D'CB'A + D'CB'A + \\ + DCBA' + DCBA$$


$$W(1, 0, 1, 1) = 1'0'1'1 + 1'0'11' + 1'0'11 + 1'0'11' + \\ + 1011' + 1011 = 0 + 0 + 0 + 0 + \\ + 0 + 0 = \boxed{0}$$

$$b) \quad Y = D' + B + A$$

$$W = D'B'A + D'BA' + DCB$$

$$W(1, 0, 1, 1) = 1'1'1 + 1'11' + 10 \cdot 1 = \boxed{0}$$

$$Y(1, 0, 1, 1) = 1' + 1 + 1 = \boxed{1}$$



c)

Entity Circuit-1 is

port (

D, C, B, A : in std_logic;

Y, W : out std_logic

);

end Circuit-1;

Architecture equations of Circuit-1 is

Begin

$$Y \leq \text{Not}(D) \text{ OR } (B) \text{ OR } (A);$$

$$W \leq \text{Not}(D) \text{ AND } \text{Not}(B) \text{ AND } (A) \text{ OR} \\ \text{Not}(D) \text{ AND } (B) \text{ AND } \text{Not}(A) \text{ OR} \\ D \text{ AND } C \text{ AND } B;$$

end equations;

d.)


D	C	B	A	Y
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

B OR A

D	C	B	A	W
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1


B XOR A

C AND B




Circuit-1

e)




Circuit-1



3 VHDL files are required: The top file (Circuit-1) and the DEC-2-4 VHDL file and the DEC-4-16

f) Behavioral design



Entity Circuit-1 is

```

port (
    D, C, B, A : in std_logic;
    Y, W : out std_logic
);
end Circuit-1;

```

Architecture truth-table of Circuit-1 is

Signal Y-out: std_logic_vector (2 downto 0);
 Signal X-in: std_logic_vector (2 downto 0);

```

Begin
    Process (X-in)
        Begin
            Case X-in is
                When "000" =>
                    Y-out <= "10";
                When "001" =>
                    Y-out <= "11";
                :
                :
                :
                When "111" =>
                    Y-out <= "11";
                When others =>
                    Y-out <= "11";
            END PROCESS;

```

$Y \Leftarrow Y\text{-out}(1);$

$W \Leftarrow Y\text{-out}(\emptyset);$

$X\text{-in}(3) \Leftarrow D;$

$X\text{-in}(2) \Leftarrow C;$

$X\text{-in}(4) \Leftarrow B;$

$X\text{-in}(0) \Leftarrow A;$

end truth-table;