



Principle for measuring speed



For instance : resolution $1 \text{ km/h} = 0,277 \text{ m/s}$

$100 \text{ km/h max} \rightarrow 100 \text{ pulses} \rightarrow n = \underline{7 \text{ bit}}$

resolution $0.1 \text{ km/h} \Rightarrow 1000 \text{ pulses} \rightarrow n = \underline{10 \text{ bit}}$

100 km/h max

$0.1 \text{ km/h} \dots 99.9 \text{ km/h}$

A single magnet will generate 1 pulse every turn

A tooth wheel with 8 magnets will have more resolution and will generate 8 pulses per turn.

Let's relate distance, speed and Time base for a given resolution

A single magnet $d = v \cdot t$

$$1.59593 \text{ m} = 0.27 \text{ m/s} \cdot \text{TB}$$

The necessary window $\text{TB} = 5.745344 \text{ s}$ to measure a single pulse \uparrow

This time window (gate time) will allow at least the counting of 1 pulse when riding at minimum speed of 1 km/h.

$$f_{p \text{ min}} = 0.174 \text{ Hz}$$




At 100 km/h $\rightarrow f_{p \text{ max}} = 17.4 \text{ Hz}$



Thus, there's a new measurement every 5.75 s

If more resolution is required while keeping the TB in a few seconds \Rightarrow more magnets



tooth wheel or gear

8 pulses every revolution

The distance between pulses is $\frac{\pi \cdot d}{8} = \frac{1.59593 \text{ m}}{8} = 0.19949 \text{ m}$

For instance, to measure a single pulse at the minimum speed resolution of 0.5 km/h

$$0.19949 \text{ m} = 0.133 \text{ m/s} \cdot \text{TB}$$

\swarrow A new measurement every 1.5 s


$$\cdot \text{TB} = 1.43635 \text{ s} \quad (8 \text{ bit})$$

and so, at 100 km/h \rightarrow the system will count 200 pulses.


Planning the circuit

As a P8 project → dedicated processor
(Datapath + FSM)

* 1st schematic (block diagram)




Which is the block diagram of the odometer?
(999 km of riding distance measurement)



- When ST/SP is pressed the button conditioner generates a 1µs synchronous pulse to start the FSM
- When running the time base "timer" counts 5.745,000 pulses to generate the TB gate window
- When running the BCD counter accumulates the pulse count from the sensor
- When TC = 1 → LOAD = 1 to save and display the speed

Example of FSM state diagram



- ⇒ Generate a 2nd schematic fully annotated
- ⇒ How many VHDL files are required?
- ⇒ Where can you find in DIGSYS similar files to copy and adapt?
- ⇒ How many 1-bit memory cells will require this application? (D_FF?)
- ⇒ How to design the button conditioner?
(see push-button debouncing circuits in P6)
- ⇒ Start a VHDL project using EDA tools for a given FPGA/CPLD chip
- ⇒ Inspect the RTL schematic
- ⇒ Test the circuit using a test bench in VHDL and a simulator

Design using a μC (PIC18F4520)


(5)

⇒ Use, for instance the Timer-18.5s and adapt it to this speed-meter project. (P11)

⇒ So, it'll become the project P13 in CSD taking advantage of the previous ones.

⇒ ANALYSE THE CODE + PROTEUS circuit given as example

* Time base generation → Timer 2 (TMR2)



* Counting external pulses from the sensor → Timer 3 TMR3

