



①

Designing a timer.




In the $RT=1$ mode, see the 74LS122/123 classic chip, the timing period can be extended as desired because the timing period starts again every time that a Trigger signal is detected. This is the functionality of a "watch-dog" timer.


A non-retriggerable timer do not consider other trigger pulses while timing, so that always a fixed timer period is generated. (see the classic chip 74LS121)

→ let's try first, to approach the design using concepts from previous chapters

Idea of a programmable timer



Timer.out



CLK-TB (Time Base from the internal CLK-Generator)

$$\text{Timing period} = T_{\text{CLK-TB}} \cdot N_1 \cdot N_2$$

$$\text{where } T_{\text{CLK-TB}} = T_{\text{CLK-osc}} \cdot M$$

The period of the time base (CLK-TB) is generated internally by the CLK-Generator circuit and is a multiple (M) of the external oscillator (CLK-osc).

N_1 → will program the prescaler value
(2, 4, 8, ..., 256)

N_2 → will program the counter value
(1, 2, ..., 65535) ← 16 bit

For instance, if XTAL = 8 MHz and $M = 80 \Rightarrow T_{\text{CLK-TB}} = 10 \mu\text{s}$
(100 kHz)


$$\text{if } N_1 = 32, N_2 = 125$$

$$\text{Timing period} = 125 \text{ ns} \cdot 80 \cdot 32 \cdot 125 = 40 \text{ ms}$$

$$\text{if } N_2 = 3125 \rightarrow \text{Timing period} = 125 \text{ ns} \cdot 80 \cdot 32 \cdot 3125 = 1 \text{ s}$$



Example architecture for a programmable timer

3




State diagram for the Control unit


4



Idea of a programmable synchronous prescaler




A MUX-8 is right to select a given output




Idea on the design of the CLK-Generator

The concept is obtaining squared and synchronous signals from an initial CLK-OSC

(X_{tal} oscillator CE



Chaining frequency dividers and squaring ($\div 2$) using T-FF



For instance } CLK-OSC \rightarrow 8MHz

} CLK-A-SQ \rightarrow CLK-System = 1MHz

} CLK-B-SQ \rightarrow CLK-TB = 100kHz



} CLK-C-SQ \rightarrow CLK-Debouncer = 100Hz

Pulsed 2A \rightarrow 2MHz $\rightarrow N_1 = 4$

Pulsed 2B \rightarrow 200kHz $\rightarrow N_2 = 10$

Pulsed 2C \rightarrow 200Hz $\rightarrow N_3 = 1000$

Interfacing the trigger button





The CLK-Debouncer frequency (100Hz) is depending of the physical phenomena (Clicking a mechanical button)

The CLK-system is running the dedicated processor, thus, a synchronous 1μs pulse in Q will trigger the timing operation.

So, the Pulse_Gen circuit is a FSM as follows:

Pulse_Gen
design
↓
FSM



current-state	Q
Idle	\emptyset
Pulse	1
wait	\emptyset

D	current-state	next-state
\emptyset	Idle	Idle
1	Idle	Pulse
x	Pulse	Wait
\emptyset	Wait	Idle
1	Wait	Wait