



Problem 3

Example solution with comments and discussion

a) Hardware schematic



For example:
 $T_{reset} = 50ms$
 $T_{reset} \approx RC; C = 100nF$
 $R = 500k\Omega$



System outlet to run the microcomputer as a synchronous machine

- Each assembly is executed in a time $\frac{F_{osc}}{2}$, excepting jump instructions which takes $(\frac{F_{osc}}{2})$
- * Data-in pins as inputs
- * ST, CLK pins as inputs
- * Serial-out and EOT as output

Reset-L signal to initialise the computer

→ `init_system()`

	7	6	5	4	3	2	1	0
TRISA						1	1	
TRISB						1	1	
TRISC			0				0	
TRISD	1	1						

other bit can be configured as inputs or outputs, but it is preferable as outputs '0'


C code

```

TRISA = 0b00000110;
TRISB = 0b0000011;
TRISC = 0x00;
TRISD = 0b11000000;
    
```

→ other initialisation instructions include $GIE = 1$ to allow interrupts from the RBI (INT1) start transmission and the selection of the active edge ∇ or \Uparrow . $INTEDG1 = 1;$

b) The system to be designed is essentially a 4-bit right-shift register




Load the Data.in in a RAM memory variable and transmit one bit at a time (CLK period) plus the start-bit (0)


ST is the shift order to start the transmission

Parallel in → Serial-out

The typical FSM that can solve the problem looks like this:





The system functions included in the main program are updated every time the loop starts again



6 bytes of RAM data memory to save the global variables (for easy watching & debugging)

Ascii code. For instance a capital letter to encode each state 'A', 'B', ...

General software organisation from the F.S.M. strategy








- The $INT1IE = 1$ all the time to allow the detection of the ST edge to start transmissions
- Once the transmission has started, the INTO interrupt enable must be enabled ($INT0IE = 1$) to allow detections of the CLK edges \downarrow
- It can be done in different ways, but polling (reading) the Data-in once the loop starts again is not a bad idea, but it'll be better to read this data once the \downarrow is detected because in this way the Data-in is truly "sampled" at CLK \downarrow as in Chapter II sequential synchronous circuits.
- So: *read_inputs()* when *var-CLK-flag* is set, skip reading otherwise.

c) read_inputs()

For reading the port bits and masking the bits of interest while rejecting the ones which are not in use:

The objective is




```

    graph TD
        Start([start]) --> ReadA[read the port A]
        ReadA --> MaskA[Mask the bits of interest and shift left 1 bit]
        MaskA --> ReadD[read the port D]
        ReadD --> MaskD[Mask the bits of interest and shift right 6 bit]
        MaskD --> Save[save the variable]
        Save --> End([end])
    
```


var_buf1 = PORTA & 0b00000110;

var_buf1 = var_buf1 << 1;




var_buf2 = PORTD & 0b11000000;

var_buf2 = var_buf2 >> 6;



var_Data-in = var_buf1 | var_buf2;

→ Final result




(Which can be debugged using the watch window when developing & testing)

if (var_clk_flag)
 read_inputs();

↑ sampling when necessary


d) Write-outputs()



```


    graph TD
      Start([start]) --> Read[read the port bits and save them. Clean the bit to write.]
      Read --> Shift[shift the variable bits to the pin positions]
      Shift --> Write[Compose the byte and write to the PortC in a single instruction]
      Write --> End([end])
  
```

Objective:



Write in a single instruction the bits of interest while preserving the bits not used. In this way the system can be enhanced without rewriting the code

```
var_buf1 = PORTC & 0b11011011;
```




```
var_buf2 = var_EoT << 2;
```

```
var_buf3 = var_Serial_out << 5;
```

```
var_buf3 = var_buf3 | var_buf2;
```

```
PORTC = var_buf3;
```




* The code can be more efficient using less memory positions and instructions. But here, what is important is to realise the many operations to perform in a sequence

```
PORTC = (var_EoT << 2) | (var_Serial_out << 5) | (PORTC & 0b11011011);
```

e) ISR() is the function for organising the tasks associated with the interrupts. Any time that an interrupt occurs the main program execution stops, all the registers, flags and environment is saved, and the program counter jumps to the interrupt vector where is written the ISR() assembly code.

In this application we have 2 interrupts of the same kind (external) to detect edges in ST and CLK signals (INT1 and INTO). Later the TMRO can be use as an interrupt source to replace INTO and save an external circuit by means of an internal peripheral.




Clear INTOIF order : $INT0IF = 0 \Rightarrow 1 \Rightarrow INT0IF = 0$

All the time to be able to trigger continuous transmissions

f) This the application state diagram to run the FSM

Now, if all the previous concepts are comprehended, let's draw the key idea to run the transmitter in our standard way.



NOTE / CLK is var-CLK_flag
 ST is var-ST_flag
 Data-in is var-Data-in
 Serial-out is var-Serial-out
 EoT is var-EoT

} RAM memory variables, which are set reading or using interrupts

→ CC2 = output_logic will set this variables

⇒ In this way, the main program runs continuously (measure the time required to run the main program using breakpoints) but each bit is transmitted at 150b/s because it's controlled by the CLK flag

9) From the state diagram we can solve the "combinational invariant" CCL (state logic) inferring the truth table that generates all the 14 arrows (state transitions). See section b)

current_state	ST	clk	current_state ⁺ ← the next loop turn
Idle	0	x	Idle
Idle	1	0	Idle
Idle	1	1	start_bit

start_bit	x	0	start_bit
start_bit	x	1	Data_0

⋮	⋮	⋮	⋮

End_T	x	0	End_T
End_T	x	1	Idle

all the transitions in Idle state

ST is var-ST-flag
clk is var-clk-flag

once used they have to be reset

In the same way:

current_state	EoT	Serial out
Idle	0	1
start_bit	0	0
Data_0	0	Data_in(0)
Data_1	0	Data_in(1)
Data_2	0	Data_in(2)
Data_3	0	Data_in(3)
End_T	1	1



var_serial_out = var_Data_in & 0b00000001;
 >> 1;

var_serial_out = (var_Data_in & 0b00000010) >> 1;
 >> 1;


var_serial_out = (var_Data_in & 0b00000100) >> 2;
 >> 2;

var_serial_out = (var_Data_in & 0b00001000) >> 3;
 >> 3;

Before translating these truth tables in C which will be done using switch-case instruction, we must have a behavioural interpretation of the Truth tables, for instance using flow charts



h) \Rightarrow FSM + Datapath (Timer) \Rightarrow dedicated processor
 To save components, for instance an external band generator (the 150 kHz clock), we can use internal peripherals like TMRO or TMR2 to perform this task of programming several transmission frequencies. For instance, TMRO to generate 150 kHz timing period:



An interrupt every 6666 μ s

$$6666 \mu s = \left(\frac{4}{F_{osc}} \right) \cdot N_1 \cdot N_2 \Rightarrow 6656 \mu s$$

	256	26
$1 \mu s$	128	52
	64	104
\rightarrow	32	208
Possible values / prescaler 2 ⁿ values		Load TMR0 = (256 - 208)

which means a transmission frequency of 150.24 b/s (0,16% error)

To obtain more precision we can change the system oscillator to 6MHz and $N_1 = \div 1$ and use TMR0 in 16-bit mode $N_2 = 10000$

$$(TMR0 = 65536 - 10000)$$

$$\left(\frac{4}{F_{osc}} \right) \cdot 1 \cdot (10000) = 6666 \mu s$$

6,6 μ s

After this initial specify & plan you can start developing and testing copying and adapting a similar circuit like the Timer-185s in P11 to complete the project.