

```

1  -----
2  -- UPC - EETAC - CSD
3  -----
4  -- P7. An example of a synchronous BCD counter
5  --
6  -- FSM design style. There are better or shorter ways to write
7  -- this counter, but this examples can be used as a seed file
8  -- to adapt many others FSM.
9  --
10 -- http://digsys.upc.edu
11 -----
12
13 LIBRARY ieee;
14 USE IEEE.STD_LOGIC_1164.all;
15 USE IEEE.STD_LOGIC_UNSIGNED.all;
16
17
18 ENTITY counter_BCD_1digit IS
19     Port (      CLK      : IN      STD_LOGIC;
20           CD          : IN      STD_LOGIC;
21           CE          : IN      STD_LOGIC;
22           Q           : OUT     STD_LOGIC_VECTOR(3 DOWNTO 0);
23           TC10       : OUT     STD_LOGIC
24     );
25
26 END counter_BCD_1digit;
27
28     -- Internal description in FSM style
29
30 ARCHITECTURE FSM_like OF counter_BCD_1digit IS
31 -- Internal wires
32     -- State signals declaration
33     -- A BCD counter will consist of 10 diferent states
34     TYPE State_type IS (Num0, Num1, Num2, Num3, Num4, Num5,
35                         Num6, Num7, Num8, Num9) ;
36
37 ----> This is important: specifying to the synthesiser the code for the states
38     ATTRIBUTE syn_encoding : STRING;
39     ATTRIBUTE syn_encoding OF State_type : TYPE IS "sequential";
40     -- (It may be:"sequential" (binary); "gray"; "one-hot", etc.
41     SIGNAL present_state, next_state      : State_type ;
42
43     -- These two lines work Ok, but if the the state machine is not recognised
44     -- is better use enum_encoding:
45 -- ATTRIBUTE enum_encoding : string;
46 -- ATTRIBUTE enum_encoding of State_type : TYPE IS "sequential";
47
48
49 -- Constants for special states (the first and the last state)
50 CONSTANT Reset      : State_type := Num0; -- The first state.
51 CONSTANT Max_count  : State_type := Num9; -- The last state.
52
53 BEGIN
54 ----- State Register: the only clocked block -----
55 -----
56 ----- The "memory" of the system:
57 ----- the next events (after a CLK rising edge) will depend on past events
58 ----- and the current input values
59
60 state_register: PROCESS (CD,CLK, next_state)
61     BEGIN
62
63     IF CD = '1' THEN          -- reset the state memory
64         present_state <= Reset;
65     ELSIF (CLK'EVENT and CLK = '1') THEN
66         -- Synchronous register (D-type flip-flop)
67         present_state <= next_state;
68     END IF;
69
70 END PROCESS state_register;
71
72 ----- CC1: Combinational system for calculating next state -----
73 -----

```

```

74 CC_1: PROCESS (present_state, CE)
75 BEGIN
76     IF CE = '0' THEN
77         next_state <= present_state; -- count disable
78
79     ELSE -- a simple state up count
80         CASE present_state IS
81             WHEN Num0 =>
82                 next_state <= Num1 ;
83             WHEN Num1 =>
84                 next_state <= Num2 ;
85             WHEN Num2 =>
86                 next_state <= Num3 ;
87             WHEN Num3 =>
88                 next_state <= Num4 ;
89             WHEN Num4 =>
90                 next_state <= Num5 ;
91             WHEN Num5 =>
92                 next_state <= Num6 ;
93             WHEN Num6 =>
94                 next_state <= Num7 ;
95             WHEN Num7 =>
96                 next_state <= Num8 ;
97             WHEN Num8 =>
98                 next_state <= Num9 ;
99             WHEN Num9 =>
100                next_state <= Num0 ;
101         END CASE ;
102
103     END IF;
104
105 END PROCESS CC_1;
106
107 ----- CC_2: combinational system for calculating outputs -----
108 -----
109 CC_2: PROCESS (present_state, CE)
110 BEGIN
111 -- The terminal count output
112 IF ((present_state = Max_count) AND (CE = '1') ) THEN
113     TC10 <= '1';
114 ELSE
115     TC10 <= '0';
116 END IF;
117
118 -- And now just copying the present state to the output:
119 CASE present_state IS
120     WHEN Num0 =>
121         Q <= "0000";
122     WHEN Num1 =>
123         Q <= "0001";
124     WHEN Num2 =>
125         Q <= "0010";
126     WHEN Num3 =>
127         Q <= "0011";
128     WHEN Num4 =>
129         Q <= "0100";
130     WHEN Num5 =>
131         Q <= "0101";
132     WHEN Num6 =>
133         Q <= "0110";
134     WHEN Num7 =>
135         Q <= "0111";
136     WHEN Num8 =>
137         Q <= "1000";
138     WHEN Num9 =>
139         Q <= "1001";
140 END CASE ;
141
142 END PROCESS CC_2;
143
144 -- Place here other logic if necessary
145
146 END FSM_like;

```

147
148
149
150
151
152
153