




# Transmitter Unit .vhdl




## Transmitter Unit .ihd



Transmitter-datapath: Resources to store and process data (bit shifting, parity generation, bit counting protocol (start & stop bits))



# Transmitter Control Unit state diagram



CC2 truth table

present state	LDD	F	S	CE	ET
Idle	0	00	00	0	0
Load Data Reg	1	00	00	0	0
Load Shift Reg	0	00	11	0	0
Send Start Bit	0	01	00	0	0
Send D0	0	10	01	1	0
Send D1 to D7	0	10	01	1	0
Send EPB	0	11	00	0	0
Send Stop Bit	0	00	00	0	1
Wait not ready	0	00	00	0	0

At each state every output has to be set at a given value.



And now invent a timing diagram to figure out how the signals are going to be