





The 4x4 multiplier




start \rightarrow ST (start operation)
 stop \rightarrow SP (end of operation)
 \rightarrow internal architecture



shift + add algorithm



Pseudo code
 Flow diagram
 (while designing the Datapath)



The datapath or operational unit



working register
W → 8-bit data register

SI	SO	Y ⁺
0	0	Y Inhibit
0	1	→ shift to the right
1	0	← shift to the left
1	1	Load data

RegA → 8-bit shift register

RegB → 4-bit shift register

RegW } 8-bit data register
RegC }