



Ex3 a dedicated processor / advanced digital system
 a control circuit for a digital system / digital processor
 (data/signal)



It will be planned for 4 bit operations, but can be easily inferred that it is enhanced in a single way to perform binary additions for larger numbers

General architecture




This is the "brain"
the control unit to "sequence"
the operation's algorithm
 by means of a state diagram
 or a microprogram

Here the "information"
 "data" is processed
 (operated)
 \Rightarrow Data path

2. Planning


Let's design firstly the datapath component, and secondly the control unit




$$\begin{array}{c}
 C_3 \quad C_2 \quad G \quad C_m \\
 \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\
 A_3 \quad A_2 \quad A_1 \quad A_0 \\
 \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\
 B_3 \quad B_2 \quad B_1 \quad B_0 \\
 \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\
 S_3 \quad S_2 \quad S_1 \quad S_0 \\
 \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\
 C_0
 \end{array}
 +
 \begin{array}{c}
 C_3 \quad C_2 \quad G \quad C_m \\
 \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\
 A_3 \quad A_2 \quad A_1 \quad A_0 \\
 \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\
 B_3 \quad B_2 \quad B_1 \quad B_0 \\
 \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\
 S_3 \quad S_2 \quad S_1 \quad S_0 \\
 \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\
 C_0
 \end{array}$$

- * Resources: 1) 1, 4 or 5-bit data and shift registers (Can we use all the time the same?) ✓ Yes!
- 2) one-bit adder
- 3) MUX2 to int and propagate the carry (or a MUX4 used as a MUX2 !!)


Once all the control lines for the datapath are set, we can proceed with the control unit



Before defining a state diagram, better to solve an example timing diagram





The FSM architecture



Let's infer an example of state to sequence the operation. However, it is preferable to analyse how an example operation will be carried out in this datapath


$$\begin{array}{r}
 A = \begin{smallmatrix} A_3 & A_2 & A_1 & A_0 \\ 1 & 0 & 1 & 0 \end{smallmatrix} \quad (10) \\
 B = \begin{smallmatrix} B_3 & B_2 & B_1 & B_0 \\ 0 & 1 & 1 & 1 \end{smallmatrix} \quad (7) \\
 \hline
 S = \begin{smallmatrix} 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 1 \end{smallmatrix} \quad 17 \\
 \text{Cout} = 1
 \end{array}$$



- (C) The combinational circuit has the result of the first addition

$$\begin{array}{r}
 + \begin{smallmatrix} A_0 & \\ B_0 & \end{smallmatrix} \quad C_m = 0 \quad 0 \leftarrow 0 \\
 \hline
 \text{Cout} \quad S_0 \quad 0 \leftarrow 1
 \end{array}$$

So, we have to 'save' the partial result of S_0 and Cout and make possible that the carry be available for the next addition




- (D) shift A
shift B
 $\text{Sel_Carry} = 1$

$$\begin{array}{r}
 + \begin{smallmatrix} A_1 & \leftarrow c_0 \\ B_1 & \end{smallmatrix} \quad + \begin{smallmatrix} 1 & \leftarrow 0 \\ 1 & \end{smallmatrix} \\
 \hline
 \text{C}_1 \quad S_1 \quad 1 \leftarrow 0
 \end{array}$$

So, now, we have to repeat ④ and ⑤ until all the bit are shifted and added. This is why we have the 2-bit counter. After 3 turns, $TC_4 = 1$ and the operations is finished. The only task now is to load the final result register of 5 bits and signal the END flag to indicate that the operation have finished, and a new one can be carried out.

⑥ Load Result-Register $LDS = 1$


⑦ → Set the bit $\underline{END} = 1$ to indicate with a flag that the operation is finished
(which can also be done in ⑥)



Now, the system can be developed and tested, so that "bugs" can be found and corrected

* Which is the operation speed of this system?

* Test the state diagram trying to complete this example timing diagram:



⇒ Study this notes and make your own, so that you really comprehends the way the system works and how it is engineered.

⇒ There are other examples like this dedicated processor on the web to perform different operations and processes with digital informations (Chapter III)