


Example of commented solution

This is the circuit to be analysed




- 3 CLK signals to drive the FF \rightarrow asynchronous circuit
- The circuit uses T-FF outputs to generate CLK signals

A possible plan to study how the circuit works may be:


1. Study how a simple T-FF works
2. How to handle a circuit with 2 CLK's like the chip0 and the chip1?
3. Complete the analysis by means of a timing diagram
4. Determine how many states does the circuit have
5. Is there a better way to design an equivalent circuit? (for instance, as a FSM in P6).

1. Let's analyse a simple T-FF for some T signal input \Rightarrow P5





Sampled values at \uparrow CLK

T	Q ⁺
0	Q do nothing
1	Q' Toggle



2. Let's discuss how a system with 2 CLK's can be analysed




$K(1..0) = 00, 01, 11, 01, 11, 10, 00, 01, 11, \dots$

Setting output values after multiple t_{co} delays will complicate the circuits and make them very unreliable
 → undesirable states in transitions


$K(1..0) = 00, 11, 10, 10, 00, \dots$ ← Ideal output

⇒ If k_1 is a $(\frac{f_{CLK}}{4})$ output, it goes with a delay of $2 \cdot t_{co}$!!
 (bad design)

3. Therefore, with the previous analysis, we can try now the complete circuit, paying attention to the evolution of the CLK's



$K(3..0) = 8, B, 6, 1, 0, 3, E, 9, 8, \dots$ → This is an uncontrolled counter with 8 state with undesirable state in transitions



$(K = 0110)$
 $(K = 0001)$
 Better design it as a FSM in P6