

It is a project containing 2 VHDL files (as well as the testbench for testing (Adder_4bit_tb.vhd))

