

```

1 -----
2 -- An example of a 4-bit full adder (Adder_4bit) using a hierarchical structure
3 -- This VHDL file is a translation of the following schematic:
4 -- https://digsys.upc.edu/csd/P03/Adder\_4bit\_RC/img\_Adder\_4bit\_RC\_planC2.jpg
5 -----
6 -- This example file can be used as a seed to copy and adapt any other
7 -- hierarchical design based on components and signals
8 -----
9 -- Exercise P3 - CSD - Arithmetic circuits
10 -- http://digsys.upc.edu
11 -----
12 LIBRARY ieee;
13 USE IEEE.STD_LOGIC_1164.all;
14
15 ENTITY Adder_4bit IS
16
17     PORT (
18         A,B      : IN      STD_LOGIC_VECTOR(3 DOWNTO 0);
19         Cin     : IN      STD_LOGIC;
20         S       : OUT     STD_LOGIC_VECTOR (3 DOWNTO 0);
21         Cout    : OUT     STD_LOGIC;
22         Z       : OUT     STD_LOGIC          -- Z = 0 when S(3..0) and C4 = 0;
23     );
24
25 END Adder_4bit;
26
27
28 ARCHITECTURE hierarchical_structure OF Adder_4bit IS
29
30 -- The elemental component to be used:
31
32     COMPONENT Adder_1bit IS
33         PORT (
34             Ai,Bi, Ci      : IN STD_LOGIC;
35             So, Co        : OUT STD_LOGIC
36         );
37     END COMPONENT;
38
39 -- Signals, the wires to connect 1-bit modules together
40 SIGNAL C1, C2, C3, C4 : STD_LOGIC;
41 SIGNAL Y           : STD_LOGIC_VECTOR (3 DOWNTO 0);
42
43 BEGIN
44 -- Instantiation of up to 4 basic 1-bit adders:
45
46     Chip0  : Adder_1bit
47         PORT MAP (
48             -- from component name => to signal or port name
49             Ai      => A(0),
50             Bi      => B(0),
51             Ci      => Cin,
52             So      => Y(0),
53             Co      => C1
54         );
55
56     Chip1  : Adder_1bit
57         PORT MAP (
58             -- from component name => to signal or port name
59             Ai      => A(1),
60             Bi      => B(1),
61             Ci      => C1,
62             So      => Y(1),
63             Co      => C2
64         );
65
66     Chip2  : Adder_1bit
67         PORT MAP (
68             -- from component name => to signal or port name
69             Ai      => A(2),
70             Bi      => B(2),
71             Ci      => C2,
72             So      => Y(2),
73             Co      => C3

```

```

74      );
75
76      Chip3    : Adder_1bit
77      PORT MAP (
78      -- from component name  => to signal or port name
79          Ai        => A(3),
80          Bi        => B(3),
81          Ci        => C3,
82          So        => Y(3),
83          Co        => C4
84      );
85
86      -- Other circuits and equations in our schematic:
87      S <= Y;  -- This is a pack of eight buffer gates
88
89      -- This is the NOR:
90      Z <= NOT (Y(3) OR Y(2) OR Y(1) OR Y(0) OR C4 );
91
92      -- This is the buffer for extracting C4 as the output port Cout
93      Cout <= C4;
94
95      END hierarchical_structure;
96

```