


This is an ideal RTL schematic generated by the synthesiser tool for a MUX\_8 described following a plan C1



Plan C1 is not recommended. As you see, even if your circuit conception is hierarchical, the single file VHDL description produces a flat design like this one. Compare it with the RTL from plan C2.